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State Dependent Statistical Timing Model for Voltage 
Scaled Circuits 
Abstract- This paper presents a novel statistical state-dependent 
timing model for voltage over scaled (VoS) logic circuits that 
accurately and rapidly finds the timing distribution of output 
bits. Using this model erroneous VoS circuits can be represented 
as error-free circuits combined with an error-injector. A case 
study of a two point DFT unit employing the proposed model is 
presented and compared to HSPICE circuit simulation. Results 
show an accurate match, with significant speedup gains. 
Keywords- voltage scaling, timing model, propgagation delay. 
I. INTRODUCTION 
 In advanced CMOS technology, process, voltage and 
temperature variations (PVT) are becoming significant factors 
that affect system and circuits reliability. The practice of 
excessive margining to protect against PVT variations leads to 
over designed systems that are power inefficient. In fact, the 
International Technology Roadmaps for Semiconductors 
(ITRS) has indicated that tradeoffs involving reliability versus 
energy-efficiency are major challenges for the semiconductor 
industry [1]. To reduce power consumption, Voltage over 
Scaling (VoS), defined as extending the voltage scaling range 
beyond the typical error free regions, has been adopted as an 
effective means to energy-efficient systems and circuits in 
advanced CMOS technology.  
 Several works presented in literature utilize fault tolerant 
algorithms and circuits to tradeoff system reliability versus 
energy efficiency [2]-[4]. The main concept behind these 
systems is to allow errors to occur in a controlled-manner by 
violating timing constraints due to supply voltage reduction, 
while maintaining a certain reliability or quality of service 
dictated by the system. An alternative method to reduce power 
consumption is by utilizing Dynamic Voltage and Frequency 
Scaling (DVS) [5]. The main concept behind DVFS is to utilize 
available time-slack to relax both the supply voltage and 
frequency of the system while satisfying 100% error-free 
operations. In both techniques, it is required to accurately 
model the circuit timing under different supply voltages. In 
VoS, the percentage of time where the circuits output timing 
violates the timing constraint defines the error rates in the 
circuit and hence its reliability. While in DVFS, to guarantee 
error-free operation, the worst case timing under the reduced 
supply voltage should be known in order to determine the 
corresponding reduced clock frequency.  
 Numerous techniques have been investigated to reflect the 
effect of VoS at the circuit level to the system QoS.  One way 
to achieve this goal is to adopt a dynamic timing analysis 
(DTA) [6] approach by integrating SPICE into system level 
simulation. However, it will be inefficient due to the lengthy 
processing time. Alternatively, statistical static timing analysis 
(SSTA) [7] rapidly provides useful statistics of propagation 
delays and timing violations of critical paths, however it does 
not provide any information about the overall timing 
distribution. Though some SSTA work as in [8] considered 
input vector to exercise false paths, to the best knowledge of 
the authors, no similar work considered the input vector state 
dependency for deriving timing distribution. A fast error-aware 
timing model was presented in [9] based on an enhanced DTA 
approach. However, since it is a Monte Carlo based approach; 
it suffers from lengthy processing time for large circuits.  
 In this paper, we extend the state-dependent model 
presented in [9] to a statistical model that is capable of rapidly 
describing the timing distribution of the propagation delays of 
logic circuits. Furthermore, this model is used to develop an 
equivalent architecture where erroneous VoS circuits can be 
replaced with an error-free circuit followed by an error-
injector. This equivalent model can be used to reflect the effect 
of VoS at the circuit level to the system level. 
 The paper is organized as follows. In Section II, the 
proposed timing model is described.  The error injection model 
is discussed in Section III. In Section IV, a case study 
employing the model is analyzed. Finally, the paper is 
concluded in section V. 
 
II. PORPOSED TIMING MODEL 
a) Related Work 
It has been shown in [9] that the propagation delay of logic 
gates under voltage scaling can be accurately approximated by 
a Gaussian distribution. The mean and variance of this 
distribution depends on the previous and current states of the 
inputs to the gate and can be obtained at the characterization 
phase [9]. Consequently, for a sample gate with n inputs there 
would be      possible input transitions sets which correspond 
to      sets of mean and variance for the Gaussian distribution 
for every voltage. Furthermore, [9] proposed a method for 
obtaining the propagation delays of arithmetic circuits such as 
adders and multipliers under voltage scaling which shows a 
very close match as compared to HSPICE circuit simulation 
while achieving a speed up gain by several orders of 
magnitude. However, this model employs Dynamic Timing 
Analysis (DTA) combined with a Monte Carlo approach 
which requires an excessively long time to obtain the timing 
distribution for large circuits. As an example, for an 8 bit 
adder, an input vector set of size 4 Giga input samples is 
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required to cover all possible input combinations. This is a 
major concern for more complex circuits. In this paper, we 
propose an analytical approach to rapidly obtain accurate 
timing propagating delays of circuits under voltage scaling and 
achieve a speed up gain of one to two orders of magnitude as 
compared to [9].  
 
b)   Proposed Model 
We propose a state dependent analytical statistical model for 
the propagation delay of logic circuits. The model uses the 
input transition states coupled with the logic function of the 
gate to obtain the timing distribution of the output transitions. 
For an output transition from i to j (       ;                
  
   
 is defined as the timing distribution of output   for the 
transition from   to  . For a simple logic gate with two inputs 
and one output there are sixteen different input transitions 
(when considering current state and next state) and four 
possible transitions at the output. Out of these four output 
transitions two correspond to        or       changes and 
therefore result in zero propagation delay. This can be 
represented by a delta function such as 
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The timing distribution of the other two transitions can be 
modeled as a sum of scaled Gaussian distributions as 
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where   (         ) is the normal distribution with mean µ and 
standard deviation σ of the ith  input transition that will change 
the output from 0 to 1. Note that the proposed model can be 
extended to assume non-Gaussian input distributions. 
  
     represents the probability of occurrence of the ith input 
change.  Using these output timing distributions, the total 
propagation delay distribution is the weighted sum of all four 
transitions which can be represented as: 
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where      is the weight of the output transition        which 
can be obtained via knowledge of the logic function of the 
gate, probability and number of input transitions that generate 
the        transition at the output.  
 
c) Intermediate transition 
Digital logic circuits are implemented as cascaded chains 
of individual logic gates. The previous section explained the 
statistical timing distribution of a standalone logic circuit. In 
this section, we consider cascaded logic blocks. As an 
example, consider the two cascaded logic gates blocks shown 
in Fig. 1. To find the timing distributions of the transitions of 
   and their corresponding probabilities, the intermediate 
transition of     (or glitches) need to be considered. Generally, 
there are two possible scenarios for the output    transition. 1) 
    does not experience an intermediate state and the change in 
    is solely dependent on     delay and      gate delay, and  2) 
    experiences an intermediate state due to other input 
changes prior to settling to a final state due to a change in     .  
In the first case, as explained by the cascaded circuit in Fig. 1 
and its timing diagram in Fig. 2, the total delay timing of the 
output is the addition of the timing delay of both blocks. 
Equivalently, the timing distribution can be expressed as the 
convolution of delay timing distributions of both gates. An 
example showing the second case, where      experiences a 
glitch, is shown in Fig. 2. The timing delay in this scenario is 
somehow complicated and will be further explained in the 
next section. 
 
d) Simplified example 
      To better explain the timing model with intermediate states 
and without loss of generality, we consider an example of a two 
XOR circuit where the blocks of Fig. 1 are replaced with XOR 
gates. Fig. 3 shows a case where the inputs of the logic gate    
go through a [(  C); 1100] transition. In this figure,    is the 
transition time of C and    is the time of the    transition. The 
transition for    shown in the figure is hypothetical and 
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Fig. 3. 11 to 00 transitions for the XOR circuit. 
 
Fig. 1. Cascaded logic gates. 
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Fig. 2. Timing diagram of logic nets 
 
 
assumes zero propagation delay in the gate   . Although the 
output should not change for such a transition, an intermediate 
state will occur. To identify the timing distribution for all 
possible     transitions, including those contributed by 
glitches, one has to account for the relative delays of the two 
gates. To do so, the timing distribution of    is multiplied with 
a step function centered at the mean of the timing distribution 
of    . Thus the following equation is the contribution of the 11 
 00 transition at    ’s input to the output      transition 
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Where    
    is the timing distribution of the output 
   transition from     as calculated by (3) and * is the 
convolution operation.          is a step function rising at the 
mean of the second gate’s transition and  (        ) is the   ’s 
Gaussian timing distribution for the given inputs. In the 11  
00 transition shown in the figure the values   and   represent 
the indices of the gate    input transitions of 11  10 and 10 
 00 respectively. 
 The total distribution for a given output transition is the 
addition of the timing distributions of both scenarios and can be 
expressed as: 
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The pervious equation can be simplified as expressed in (7). 
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Finally the total output distribution is calculated as in equation 
(4). Considering that all input values for the XOR circuit are 
equally likely, then all possible input transitions at    will be 
equally likely and the weights would be equal to 1/16.  
 
e)  Model Verification 
 To verify the accuracy of the proposed model, different 
logic circuits have been tested. We illustrate a comparison 
between the timing distributions obtained by the Monte Carlo 
method used in [9] and the proposed statistical model for (a) 
two cascaded XOR gates and (b) a two-bit adder.  
 Fig. 4.A illustrates the close match between the timing 
distribution of propagation delays using the analytical method 
displayed as a solid line versus the Monte Carlo method, 
displayed as histogram bars for the XOR circuits. Fig. 4.B 
provides the results for the last carry bit of a two bit adder. 
Again, the analytical method accurately predicts the timing 
distribution at the output. One of the major advantages of the 
analytical method is the speed up in processing time as shown 
in Table 1 which illustrates a comparison of the processing 
time for the HSPICE simulation, Monte Carlo method 
suggested in [8] and our proposed method for various circuits. 
 
 
III. ERROR INJECTION MODEL 
The main objective of this work is to find a fast and 
accurate statistical model for errors when a logic circuit is 
voltage scaled. Fig. 5 illustrates the equivalent model 
consisting of an error-free circuit combined with an error 
injector such that the final output statistics match those of the 
voltage scaled circuit. The model derives the timing 
distribution of the output of the voltage scaled logic circuits 
based on the initial and final values of the input and the output 
bits. Then, the error is injected by flipping the output bit 
whenever the signal experiences timing violation.  
Consider as an example a 4 bit adder; the delay distribution 
per each output bit transition is obtained based on the 
proposed analytical model. The probability of error per output 
word is then calculated by considering all the possible bit 
combinations. The errors are then injected at the output of the 
adder based on the probability of each magnitude of error for 
the given initial and final values of the output. Fig. 6 shows 
the probability of each magnitude of error based on our model 
for a 16 to 0 output transition for 100ps clock frequency. 
 
(A) 
 
(B) 
Fig. 4. Hspice/Monte Carlo simulation results (bars) versus proposed 
statistical model (Solid lines) for (A) XOR circuit on top and (B) adder  
on bottom 
TALBLE I 
 Run time comparison  
 XOR Full Adder 
 
8-bit ripple 
adder 
Proposed Model 7 Sec 10 sec 25 Sec 
Monte Carlo[9] 6 minutes 8 minutes 35 minutes 
Spice 10 hours 53 hours 215 hours 
 
 
Fig. 5. Equivalent model of erroneous voltage scaled circuit 
 
As shown by the figure the MSB might arrive late due to 
voltage scaling. The result will be that the output will stay at 
16 for the next clock cycle which constitutes an error 
magnitude of +16 for this transition. 
 
IV. CASE STUDY 
 To demonstrate the proposed model at the application level 
we consider an image compression application (e.g. JPEG) 
illustrated in Fig. 7 utilizing a 2 point Discrete Fourier 
Transform (DFT). The 2 point DFT is essentially an addition 
and subtraction of two inputs as shown in Fig. 8. A sample 
image is quantized and every 2 pixels are fed into an error free 
2-point DFT. The error probabilities are then calculated based 
on the initial and final values of the DFT output. Error 
magnitudes are chosen based on the error probabilities 
calculated by the proposed model. These errors are added to the 
output of each DFT output. The error free inverse DFT and de-
quantization is generated to reconstruct the sample image. 
To confirm the accuracy of the proposed method, the same 
input picture was processed through the Monte Carlo method 
[9], as well as HSPICE simulations, with 32nm technology and 
1V nominal voltage [9].  All tests were performed for a fixed 
voltage of 70% of the nominal supply voltage (or 0.7V) and a 
fixed clock period of 100ps. Fig. 9 shows the resulting picture 
quality for the three methods. To mathematically quantify the 
quality of the pictures, the peak signal to noise ratio (PSNR) of 
the output pictures was computed and is displayed below each 
picture. The processing time for each method is also indicated. 
The proposed algorithm achieves a speed up gain in processing 
time by a factor of 60 and 25200 as compared to Monte Carlo 
[9] and SPICE respectively. On the other hand, the proposed 
model gives a slightly more pessimistic PSNR result which is 
appropriate in case the application designer needs to come up 
with error mitigation algorithms at the application layer (e.g. 
median filters). In this case there is higher likelihood that these 
mitigation algorithms will improve the image considerably 
when implemented. 
 
V. CONCLUSION 
A fast and accurate analytical statistical state-dependent model 
to calculate the timing distributions of the output bits of voltage 
scaled logic circuits is presented. The mathematical foundation 
for the model is explained and its accuracy has been verified. 
Additionally, an additive statistical error model based on the 
timing violations has been obtained. Lastly, a case study of a 
two point DFT employing the model was conducted and the 
output picture quality in terms of PSNR has been compared to 
HSPICE circuit simulation.  
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Fig. 7. Block diagram of the case study 
 
Fig. 8. Two point DFT block diagram 
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Fig. 9. Picture quality, PSNR and timing of HSPICE simulation on right, 
Monte Carlo in the middle and the proposed method on left.    
 
 
Fig. 6. A sample of the error density function 
